Insert Random Tag inserts a random Logical Address Tag into the address in the first source register, and writes the result to the destination register. Any tags specified in the optional second source register or in GCR_EL1.Exclude are excluded from the selection of the random Logical Address Tag.
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | Xm | 0 | 0 | 0 | 1 | 0 | 0 | Xn | Xd | ||||||||||||
| sf | S | opcode | |||||||||||||||||||||||||||||
if !IsFeatureImplemented(FEAT_MTE) then UNDEFINED; integer d = UInt(Xd); integer n = UInt(Xn); integer m = UInt(Xm);
| <Xd|SP> |
Is the 64-bit name of the destination general-purpose register or stack pointer, encoded in the "Xd" field. |
| <Xn|SP> |
Is the 64-bit name of the first source general-purpose register or stack pointer, encoded in the "Xn" field. |
| <Xm> |
Is the 64-bit name of the second general-purpose source register, encoded in the "Xm" field. Defaults to XZR if absent. |
bits(64) operand = if n == 31 then SP[] else X[n, 64]; bits(64) exclude_reg = X[m, 64]; bits(16) exclude = exclude_reg<15:0> OR GCR_EL1.Exclude; bits(4) rtag; if AArch64.AllocationTagAccessIsEnabled(PSTATE.EL) then if GCR_EL1.RRND == '1' then if IsOnes(exclude) then rtag = '0000'; else rtag = ChooseRandomNonExcludedTag(exclude); else bits(4) start_tag = RGSR_EL1.TAG; bits(4) offset = AArch64.RandomTag(); rtag = AArch64.ChooseNonExcludedTag(start_tag, offset, exclude); RGSR_EL1.TAG = rtag; else rtag = '0000'; bits(64) result = AArch64.AddressWithAllocationTag(operand, rtag); if d == 31 then SP[] = result; else X[d, 64] = result;
Internal version only: aarchmrs v2024-03_relA, pseudocode v2024-03_rel, sve v2024-03_rel ; Build timestamp: 2024-03-26T09:45
Copyright © 2010-2024 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.