Move (wide immediate) moves a 16-bit immediate value to a register.
This is an alias of MOVZ. This means:
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| sf | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | hw | imm16 | Rd | ||||||||||||||||||||
| opc | |||||||||||||||||||||||||||||||
is equivalent to
MOVZ <Wd>, #<imm16>, LSL #<shift>
and is the preferred disassembly when !(IsZero(imm16) && hw != '00').
is equivalent to
MOVZ <Xd>, #<imm16>, LSL #<shift>
and is the preferred disassembly when !(IsZero(imm16) && hw != '00').
| <Wd> |
Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field. |
| <imm> |
For the 32-bit variant: is a 32-bit immediate which can be encoded in "imm16:hw". |
|
For the 64-bit variant: is a 64-bit immediate which can be encoded in "imm16:hw". |
| <Xd> |
Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field. |
The description of MOVZ gives the operational pseudocode for this instruction.
If PSTATE.DIT is 1:
Internal version only: aarchmrs v2024-03_relA, pseudocode v2024-03_rel, sve v2024-03_rel ; Build timestamp: 2024-03-26T09:45
Copyright © 2010-2024 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.