Move and zero ZA tile slice to vector register
The instruction operates on a horizontal or vertical slice within a named ZA tile of the specified element size. The tile slice is zeroed after moving its contents to the destination vector.
The slice number within the tile is selected by the sum of the slice index register and immediate offset, modulo the number of such elements in a vector. The immediate offset is in the range 0 to the number of elements in a 128-bit vector segment minus 1.
This instruction is unpredicated.
It has encodings from 5 classes: 8-bit , 16-bit , 32-bit , 64-bit and 128-bit
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | V | Rs | 0 | 0 | 0 | 1 | off4 | Zd | ||||||||
size<1> | size<0> | Q |
if !IsFeatureImplemented(FEAT_SME2p1) then UNDEFINED; constant integer s = UInt('011':Rs); constant integer n = 0; constant integer offset = UInt(off4); constant integer esize = 8; constant integer d = UInt(Zd); constant boolean vertical = V == '1';
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | V | Rs | 0 | 0 | 0 | 1 | ZAn | off3 | Zd | |||||||
size<1> | size<0> | Q |
if !IsFeatureImplemented(FEAT_SME2p1) then UNDEFINED; constant integer s = UInt('011':Rs); constant integer n = UInt(ZAn); constant integer offset = UInt(off3); constant integer esize = 16; constant integer d = UInt(Zd); constant boolean vertical = V == '1';
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | V | Rs | 0 | 0 | 0 | 1 | ZAn | off2 | Zd | |||||||
size<1> | size<0> | Q |
if !IsFeatureImplemented(FEAT_SME2p1) then UNDEFINED; constant integer s = UInt('011':Rs); constant integer n = UInt(ZAn); constant integer offset = UInt(off2); constant integer esize = 32; constant integer d = UInt(Zd); constant boolean vertical = V == '1';
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | V | Rs | 0 | 0 | 0 | 1 | ZAn | o1 | Zd | |||||||
size<1> | size<0> | Q |
if !IsFeatureImplemented(FEAT_SME2p1) then UNDEFINED; constant integer s = UInt('011':Rs); constant integer n = UInt(ZAn); constant integer offset = UInt(o1); constant integer esize = 64; constant integer d = UInt(Zd); constant boolean vertical = V == '1';
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | V | Rs | 0 | 0 | 0 | 1 | ZAn | Zd | ||||||||
size<1> | size<0> | Q |
if !IsFeatureImplemented(FEAT_SME2p1) then UNDEFINED; constant integer s = UInt('011':Rs); constant integer n = UInt(ZAn); constant integer offset = 0; constant integer esize = 128; constant integer d = UInt(Zd); constant boolean vertical = V == '1';
<Zd> |
Is the name of the destination scalable vector register, encoded in the "Zd" field. |
<HV> |
Is the horizontal or vertical slice indicator,
encoded in
|
<Ws> |
Is the 32-bit name of the slice index register W12-W15, encoded in the "Rs" field. |
CheckStreamingSVEAndZAEnabled(); constant integer VL = CurrentVL; constant integer PL = VL DIV 8; constant integer dim = VL DIV esize; constant bits(32) index = X[s, 32]; constant integer slice = (UInt(index) + offset) MOD dim; constant bits(VL) operand = ZAslice[n, esize, vertical, slice, VL]; ZAslice[n, esize, vertical, slice, VL] = Zeros(VL); Z[d, VL] = operand;
If PSTATE.DIT is 1:
Internal version only: aarchmrs v2024-03_relA, pseudocode v2024-03_rel, sve v2024-03_rel ; Build timestamp: 2024-03-26T09:45
Copyright © 2010-2024 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.