This instruction multiplies two register values and writes the result to the destination register.
This is an alias of MADD. This means:
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
sf | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | Rm | 0 | 1 | 1 | 1 | 1 | 1 | Rn | Rd | ||||||||||||
op54 | op31 | o0 | Ra |
<Wd> |
Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field. |
<Wn> |
Is the 32-bit name of the first general-purpose source register holding the multiplicand, encoded in the "Rn" field. |
<Wm> |
Is the 32-bit name of the second general-purpose source register holding the multiplier, encoded in the "Rm" field. |
<Xd> |
Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field. |
<Xn> |
Is the 64-bit name of the first general-purpose source register holding the multiplicand, encoded in the "Rn" field. |
<Xm> |
Is the 64-bit name of the second general-purpose source register holding the multiplier, encoded in the "Rm" field. |
The description of MADD gives the operational pseudocode for this instruction.
If PSTATE.DIT is 1:
Internal version only: aarchmrs v2024-03_relA, pseudocode v2024-03_rel, sve v2024-03_rel ; Build timestamp: 2024-03-26T09:45
Copyright © 2010-2024 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.