Signed Multiply-Add Long multiplies two 32-bit register values, adds a 64-bit register value, and writes the result to the 64-bit destination register.
This instruction is used by the alias SMULL.
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | Rm | 0 | Ra | Rn | Rd | ||||||||||||||||
| sf | op54 | U | o0 | ||||||||||||||||||||||||||||
integer d = UInt(Rd); integer n = UInt(Rn); integer m = UInt(Rm); integer a = UInt(Ra);
| <Xd> |
Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field. |
| <Wn> |
Is the 32-bit name of the first general-purpose source register holding the multiplicand, encoded in the "Rn" field. |
| <Wm> |
Is the 32-bit name of the second general-purpose source register holding the multiplier, encoded in the "Rm" field. |
| <Xa> |
Is the 64-bit name of the third general-purpose source register holding the addend, encoded in the "Ra" field. |
| Alias | Is preferred when |
|---|---|
| SMULL | Ra == '11111' |
bits(32) operand1 = X[n, 32]; bits(32) operand2 = X[m, 32]; bits(64) operand3 = X[a, 64]; integer result = SInt(operand3) + (SInt(operand1) * SInt(operand2)); X[d, 64] = result<63:0>;
If PSTATE.DIT is 1:
Internal version only: aarchmrs v2024-03_relA, pseudocode v2024-03_rel, sve v2024-03_rel ; Build timestamp: 2024-03-26T09:45
Copyright © 2010-2024 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.