SMADDL

Signed Multiply-Add Long multiplies two 32-bit register values, adds a 64-bit register value, and writes the result to the 64-bit destination register.

This instruction is used by the alias SMULL.

313029282726252423222120191817161514131211109876543210
10011011001Rm0RaRnRd
sfop54Uo0

SMADDL <Xd>, <Wn>, <Wm>, <Xa>

integer d = UInt(Rd); integer n = UInt(Rn); integer m = UInt(Rm); integer a = UInt(Ra);

Assembler Symbols

<Xd>

Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

<Wn>

Is the 32-bit name of the first general-purpose source register holding the multiplicand, encoded in the "Rn" field.

<Wm>

Is the 32-bit name of the second general-purpose source register holding the multiplier, encoded in the "Rm" field.

<Xa>

Is the 64-bit name of the third general-purpose source register holding the addend, encoded in the "Ra" field.

Alias Conditions

AliasIs preferred when
SMULLRa == '11111'

Operation

bits(32) operand1 = X[n, 32]; bits(32) operand2 = X[m, 32]; bits(64) operand3 = X[a, 64]; integer result = SInt(operand3) + (SInt(operand1) * SInt(operand2)); X[d, 64] = result<63:0>;

Operational information

If PSTATE.DIT is 1:


Internal version only: aarchmrs v2024-03_relA, pseudocode v2024-03_rel, sve v2024-03_rel ; Build timestamp: 2024-03-26T09:45

Copyright © 2010-2024 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.