SMIN (register)

Signed Minimum (register) determines the signed minimum of the two source register values and writes the result to the destination register.

Integer
(FEAT_CSSC)

313029282726252423222120191817161514131211109876543210
sf0011010110Rm011010RnRd
Sopcode

32-bit (sf == 0)

SMIN <Wd>, <Wn>, <Wm>

64-bit (sf == 1)

SMIN <Xd>, <Xn>, <Xm>

if !IsFeatureImplemented(FEAT_CSSC) then UNDEFINED; integer d = UInt(Rd); integer n = UInt(Rn); integer m = UInt(Rm); constant integer datasize = 32 << UInt(sf);

Assembler Symbols

<Wd>

Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.

<Wn>

Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.

<Wm>

Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.

<Xd>

Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

<Xn>

Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.

<Xm>

Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.

Operation

bits(datasize) operand1 = X[n, datasize]; bits(datasize) operand2 = X[m, datasize]; integer result = Min(SInt(operand1), SInt(operand2)); X[d, datasize] = result<datasize-1:0>;

Operational information

If PSTATE.DIT is 1:


Internal version only: aarchmrs v2024-03_relA, pseudocode v2024-03_rel, sve v2024-03_rel ; Build timestamp: 2024-03-26T09:45

Copyright © 2010-2024 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.