PFAR_EL2

Records the faulting physical address for a synchronous External abort, or SError exception taken to EL2.

Configuration

This register is present only when FEAT_PFAR is implemented. Otherwise, direct accesses to PFAR_EL2 are UNDEFINED.

Attributes

Field descriptions

NS, bit [63]
When FEAT_RME is implemented:

Together with PFAR_EL2.NSE, reports the physical address space of the access that triggered the exception.

NSE	NS	Meaning
0b0	0b0	When Secure state is implemented, Secure. Otherwise reserved.
0b0	0b1	Non-secure.
0b1	0b0	Reserved.
0b1	0b1	Realm.

The reset behavior of this field is:

On a Warm reset, this field resets to an architecturally UNKNOWN value.

When EL3 is implemented:

Non-secure. Reports the physical address space of the access that triggered the exception.

NS	Meaning
0b0	Secure physical address space.
0b1	Non-secure physical address space.

The reset behavior of this field is:

On a Warm reset, this field resets to an architecturally UNKNOWN value.

Otherwise:

NSE, bit [62]
When FEAT_RME is implemented:

Together with PFAR_EL2.NS, reports the physical address space of the access that triggered the exception.

For a description of the values derived by evaluating NS and NSE together, see MFAR_EL3.NS.

The reset behavior of this field is:

On a Warm reset, this field resets to an architecturally UNKNOWN value.

Otherwise:

Bits [61:56]

PA[55:52], bits [55:52]
When FEAT_D128 is implemented:

Otherwise:

PA[51:48], bits [51:48]
When FEAT_LPA is implemented:

Otherwise:

PA, bits [47:0]

Physical Address. Bits [47:0] of the aborting physical address.

For implementations with fewer than 48 physical address bits, the corresponding upper bits in this field are RES0.

The recorded address can be any address within the same naturally-aligned fault granule as the faulting physical address, where the size of the fault granule is IMPLEMENTATION DEFINED and no larger than the larger than:

The size of the range of values permitted to be recorded in FAR_EL2.

The reset behavior of this field is:

On a Warm reset, this field resets to an architecturally UNKNOWN value.

Accessing PFAR_EL2

When the Effective value of HCR_EL2.E2H is 1, without explicit synchronization, accesses from EL2 using the accessor name PFAR_EL2 or PFAR_EL1 are not guaranteed to be ordered with respect to accesses using the other accessor name.

PFAR_EL2 is not valid and reads UNKNOWN if ESR_EL2.PFV is recorded as 0.

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, PFAR_EL2

op0	op1	CRn	CRm	op2
0b11	0b100	0b0110	0b0000	0b101

if PSTATE.EL == EL0 then UNDEFINED; elsif PSTATE.EL == EL1 then if EffectiveHCR_EL2_NVx() IN {'xx1'} then AArch64.SystemAccessTrap(EL2, 0x18); else UNDEFINED; elsif PSTATE.EL == EL2 then if HaveEL(EL3) && EL3SDDUndefPriority() && SCR_EL3.PFAREn == '0' then UNDEFINED; elsif HaveEL(EL3) && SCR_EL3.PFAREn == '0' then if EL3SDDUndef() then UNDEFINED; else AArch64.SystemAccessTrap(EL3, 0x18); else X[t, 64] = PFAR_EL2; elsif PSTATE.EL == EL3 then X[t, 64] = PFAR_EL2;

MSR PFAR_EL2, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b100	0b0110	0b0000	0b101

if PSTATE.EL == EL0 then UNDEFINED; elsif PSTATE.EL == EL1 then if EffectiveHCR_EL2_NVx() IN {'xx1'} then AArch64.SystemAccessTrap(EL2, 0x18); else UNDEFINED; elsif PSTATE.EL == EL2 then if HaveEL(EL3) && EL3SDDUndefPriority() && SCR_EL3.PFAREn == '0' then UNDEFINED; elsif HaveEL(EL3) && SCR_EL3.PFAREn == '0' then if EL3SDDUndef() then UNDEFINED; else AArch64.SystemAccessTrap(EL3, 0x18); else PFAR_EL2 = X[t, 64]; elsif PSTATE.EL == EL3 then PFAR_EL2 = X[t, 64];

63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
NS	NSE	RES0						PA[55:52]				PA[51:48]				PA
PA

PFAR_EL2, Physical Fault Address Register (EL2)

Purpose

Configuration

Attributes

Field descriptions

NS, bit [63]
When FEAT_RME is implemented:

When EL3 is implemented:

Otherwise:

NSE, bit [62]
When FEAT_RME is implemented:

Otherwise:

Bits [61:56]

PA[55:52], bits [55:52]
When FEAT_D128 is implemented:

Otherwise:

PA[51:48], bits [51:48]
When FEAT_LPA is implemented:

Otherwise:

PA, bits [47:0]

Accessing PFAR_EL2

MRS <Xt>, PFAR_EL2

MSR PFAR_EL2, <Xt>

PFAR_EL2, Physical Fault Address Register (EL2)

Purpose

Configuration

Attributes

Field descriptions

NS, bit [63]When FEAT_RME is implemented:

When EL3 is implemented:

Otherwise:

NSE, bit [62]When FEAT_RME is implemented:

Otherwise:

Bits [61:56]

PA[55:52], bits [55:52]When FEAT_D128 is implemented:

Otherwise:

PA[51:48], bits [51:48]When FEAT_LPA is implemented:

Otherwise:

PA, bits [47:0]

Accessing PFAR_EL2

MRS <Xt>, PFAR_EL2

MSR PFAR_EL2, <Xt>

NS, bit [63]
When FEAT_RME is implemented:

NSE, bit [62]
When FEAT_RME is implemented:

PA[55:52], bits [55:52]
When FEAT_D128 is implemented:

PA[51:48], bits [51:48]
When FEAT_LPA is implemented: