The CTIINEN<n> characteristics are:
Enables the signaling of an event on output channels when input trigger event n is received by the CTI.
CTIINEN<n> is in the Debug power domain.
If input trigger n is not implemented or not connected, CTIINEN<n> is RES0.
CTIINEN<n> is a 32-bit register.
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| INEN31 | INEN30 | INEN29 | INEN28 | INEN27 | INEN26 | INEN25 | INEN24 | INEN23 | INEN22 | INEN21 | INEN20 | INEN19 | INEN18 | INEN17 | INEN16 | INEN15 | INEN14 | INEN13 | INEN12 | INEN11 | INEN10 | INEN9 | INEN8 | INEN7 | INEN6 | INEN5 | INEN4 | INEN3 | INEN2 | INEN1 | INEN0 |
Input trigger <n> to output channel <x> enable.
Bits [31:N] are RAZ/WI. N is the number of ECT channels implemented as defined by the CTIDEVID.NUMCHAN field.
| INEN<x> | Meaning |
|---|---|
| 0b0 |
Input trigger <n> will not generate an event on output channel <x>. |
| 0b1 |
Input trigger <n> will generate an event on output channel <x>. |
The reset behavior of this field is:
| Component | Offset | Instance |
|---|---|---|
| CTI | 0x020 + (4 * n) | CTIINEN<n> |
This interface is accessible as follows:
26/03/2024 09:49; 67c0ae5282a7629ba0ea0ba7267b43cd4f7939f6
Copyright © 2010-2024 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.