The ERRCIDR0 characteristics are:
Provides discovery information about the component.
For more information, see 'About the Component Identification scheme'.
Implementation of this register is OPTIONAL.
ERRCIDR0 is implemented only as part of a memory-mapped group of error records.
ERRCIDR0 is a 32-bit register.
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RES0 | PRMBL_0 | ||||||||||||||||||||||||||||||
Reserved, RES0.
Component identification preamble, segment 0.
Reads as 0x0D.
Access to this field is RO.
| Component | Offset | Instance |
|---|---|---|
| RAS | 0xFF0 | ERRCIDR0 |
Accesses on this interface are RO.
26/03/2024 09:49; 67c0ae5282a7629ba0ea0ba7267b43cd4f7939f6
Copyright © 2010-2024 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.