PMZR_EL0

AArch64 System register PMZR_EL0 bits [63:0] are architecturally mapped to External register PMU.PMZR_EL0[63:0] when FEAT_PMUv3_EXT64 is implemented and FEAT_PMUv3p9 is implemented.

This register is present only when FEAT_PMUv3p9 is implemented. Otherwise, direct accesses to PMZR_EL0 are UNDEFINED.

Attributes

Field descriptions

Bits [63:33]

F<m>, bit [m+32], for m = 0
When FEAT_PMUv3_ICNTR is implemented:

Zero fixed-function counter <m>.

F<m>	Meaning
0b0	Write is ignored.
0b1	Set fixed-function counter <m> to zero.

Writing 1 to PMZR_EL0.F0 sets PMICNTR_EL0 to zero.

This field ignores writes if any of the following are true:
- All of the following are true:
  - PMUSERENR_EL0.UEN == 0 or PMUACR_EL1.F<m> == 0.
  - Accessed at EL0.
- All of the following are true:
  - EL3 is implemented.
  - MDCR_EL3.EnPM2 == 0.
  - Accessed at EL2, EL1, or EL0.
- All of the following are true:
  - FEAT_FGT2 is implemented.
  - HDFGWTR2_EL2.nPMICFILTR_EL0 == 0.
  - EL2 is implemented and enabled in the current Security state.
  - Accessed at EL1 or EL0.
  - The Effective value of HCR_EL2.{E2H,TGE} is not {1,1}.
- All of the following are true:
  - Accessed at EL0.
  - PMUSERENR_EL0.IR == 1.
Otherwise access to this field is WO.

Otherwise:

C, bit [31]

Zero PMCCNTR_EL0.

C	Meaning
0b0	Write is ignored.
0b1	Set PMCCNTR_EL0 to zero.

Accessing this field has the following behavior:

This field ignores writes if any of the following are true:
- All of the following are true:
  - Accessed at EL0.
  - PMUSERENR_EL0.UEN == 1.
  - PMUACR_EL1.C == 0.
- All of the following are true:
  - Accessed at EL0.
  - PMUSERENR_EL0.{UEN,CR} == {1,1}.
Otherwise access to this field is WO.

P<m>, bit [m], for m = 30 to 0

Zero PMEVCNTR<m>_EL0.

P<m>	Meaning
0b0	Write is ignored.
0b1	Set PMEVCNTR<m>_EL0 to zero.

Accessing this field has the following behavior:

This field ignores writes if any of the following are true:
- All of the following are true:
  - Accessed at EL0.
  - PMUSERENR_EL0.UEN == 1.
  - PMUACR_EL1.P<m> == 0.
- All of the following are true:
  - Accessed at EL0.
  - PMUSERENR_EL0.{UEN,ER} == {1,1}.
- All of the following are true:
  - EL2 is implemented and enabled in the current Security state.
  - m >= UInt(MDCR_EL2.HPMN).
  - Accessed at EL0 or EL1.
- m >= UInt(PMCR_EL0.N).
Otherwise access to this field is WO.

Accessing PMZR_EL0

Accesses to this register use the following encodings in the System register encoding space:

MSR PMZR_EL0, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b011	0b1001	0b1101	0b100

if PSTATE.EL == EL0 then if HaveEL(EL3) && EL3SDDUndefPriority() && MDCR_EL3.TPM == '1' then UNDEFINED; elsif PMUSERENR_EL0.EN == '0' && (!IsFeatureImplemented(FEAT_PMUv3p9) || PMUSERENR_EL0.UEN == '0') then if EL2Enabled() && HCR_EL2.TGE == '1' then AArch64.SystemAccessTrap(EL2, 0x18); else AArch64.SystemAccessTrap(EL1, 0x18); elsif EL2Enabled() && !ELIsInHost(EL0) && IsFeatureImplemented(FEAT_FGT2) && HaveEL(EL3) && SCR_EL3.FGTEn2 == '0' then AArch64.SystemAccessTrap(EL2, 0x18); elsif EL2Enabled() && !ELIsInHost(EL0) && IsFeatureImplemented(FEAT_FGT2) && HDFGWTR2_EL2.nPMZR_EL0 == '0' then AArch64.SystemAccessTrap(EL2, 0x18); elsif EL2Enabled() && MDCR_EL2.TPM == '1' then AArch64.SystemAccessTrap(EL2, 0x18); elsif HaveEL(EL3) && MDCR_EL3.TPM == '1' then if EL3SDDUndef() then UNDEFINED; else AArch64.SystemAccessTrap(EL3, 0x18); else ZeroPMUCounters(X[t, 64]); elsif PSTATE.EL == EL1 then if HaveEL(EL3) && EL3SDDUndefPriority() && MDCR_EL3.TPM == '1' then UNDEFINED; elsif EL2Enabled() && IsFeatureImplemented(FEAT_FGT2) && ((HaveEL(EL3) && SCR_EL3.FGTEn2 == '0') || HDFGWTR2_EL2.nPMZR_EL0 == '0') then AArch64.SystemAccessTrap(EL2, 0x18); elsif EL2Enabled() && MDCR_EL2.TPM == '1' then AArch64.SystemAccessTrap(EL2, 0x18); elsif HaveEL(EL3) && MDCR_EL3.TPM == '1' then if EL3SDDUndef() then UNDEFINED; else AArch64.SystemAccessTrap(EL3, 0x18); else ZeroPMUCounters(X[t, 64]); elsif PSTATE.EL == EL2 then if HaveEL(EL3) && EL3SDDUndefPriority() && MDCR_EL3.TPM == '1' then UNDEFINED; elsif HaveEL(EL3) && MDCR_EL3.TPM == '1' then if EL3SDDUndef() then UNDEFINED; else AArch64.SystemAccessTrap(EL3, 0x18); else ZeroPMUCounters(X[t, 64]); elsif PSTATE.EL == EL3 then ZeroPMUCounters(X[t, 64]);

63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES0																															F0
C	P30	P29	P28	P27	P26	P25	P24	P23	P22	P21	P20	P19	P18	P17	P16	P15	P14	P13	P12	P11	P10	P9	P8	P7	P6	P5	P4	P3	P2	P1	P0

PMZR_EL0, Performance Monitors Zero with Mask

Purpose

Configuration

Attributes

Field descriptions

Bits [63:33]

F<m>, bit [m+32], for m = 0
When FEAT_PMUv3_ICNTR is implemented:

Otherwise:

C, bit [31]

P<m>, bit [m], for m = 30 to 0

Accessing PMZR_EL0

MSR PMZR_EL0, <Xt>

PMZR_EL0, Performance Monitors Zero with Mask

Purpose

Configuration

Attributes

Field descriptions

Bits [63:33]

F<m>, bit [m+32], for m = 0When FEAT_PMUv3_ICNTR is implemented:

Otherwise:

C, bit [31]

P<m>, bit [m], for m = 30 to 0

Accessing PMZR_EL0

MSR PMZR_EL0, <Xt>

F<m>, bit [m+32], for m = 0
When FEAT_PMUv3_ICNTR is implemented: