The GICR_ICACTIVER0 characteristics are:
Deactivates the corresponding SGI or PPI. These registers are used when saving and restoring GIC state.
A copy of this register is provided for each Redistributor.
GICR_ICACTIVER0 is a 32-bit register.
Removes the active state from interrupt number x. Reads and writes have the following behavior:
| Clear_active_bit<x> | Meaning |
|---|---|
| 0b0 | If read, indicates that the corresponding interrupt is not active, and is not active and pending. If written, has no effect. |
| 0b1 | If read, indicates that the corresponding interrupt is active, or is active and pending. If written, deactivates the corresponding interrupt, if the interrupt is active. If the interrupt is already deactivated, the write has no effect. |
The reset behavior of this field is:
When affinity routing is not enabled for the Security state of an interrupt in GICR_ICACTIVER0, the corresponding bit is RAZ/WI and equivalent functionality is provided by GICD_ICACTIVER<n> with n=0.
This register only applies to SGIs (bits [15:0]) and PPIs (bits [31:16]). For SPIs, this functionality is provided by GICD_ICACTIVER<n>.
When GICD_CTLR.DS == 0, bits corresponding to Secure SGIs and PPIs are RAZ/WI to Non-secure accesses.
| Component | Frame | Offset | Instance |
|---|---|---|---|
| GIC Redistributor | SGI_base | 0x0380 | GICR_ICACTIVER0 |
Accesses on this interface are RW.
26/03/2024 09:49; 67c0ae5282a7629ba0ea0ba7267b43cd4f7939f6
Copyright © 2010-2024 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.