The ICC_CTLR characteristics are:
Controls aspects of the behavior of the GIC CPU interface and provides information about the features implemented.
This register is banked between ICC_CTLR and ICC_CTLR_S and ICC_CTLR_NS.
AArch32 System register ICC_CTLR bits [31:0] (ICC_CTLR_S) are architecturally mapped to AArch64 System register ICC_CTLR_EL1[31:0] (ICC_CTLR_EL1_S).
AArch32 System register ICC_CTLR bits [31:0] (ICC_CTLR_NS) are architecturally mapped to AArch64 System register ICC_CTLR_EL1[31:0] (ICC_CTLR_EL1_NS).
This register is present only when EL1 is capable of using AArch32 and GICv3 is implemented. Otherwise, direct accesses to ICC_CTLR are UNDEFINED.
ICC_CTLR is a 32-bit register.
This register has the following instances:
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RES0 | ExtRange | RSS | RES0 | A3V | SEIS | IDbits | PRIbits | RES0 | PMHE | RES0 | EOImode | CBPR | |||||||||||||||||||
Reserved, RES0.
Extended INTID range (read-only).
| ExtRange | Meaning |
|---|---|
| 0b0 | CPU interface does not support INTIDs in the range 1024..8191. Behavior is UNPREDICTABLE if the IRI delivers an interrupt in the range 1024 to 8191 to the CPU interface. Note Arm strongly recommends that the IRI is not configured to deliver interrupts in this range to a PE that does not support them. |
| 0b1 | CPU interface supports INTIDs in the range 1024..8191. All INTIDs in the range 1024..8191 are treated as requiring deactivation. |
If EL3 is implemented, ICC_CTLR_EL1.ExtRange is an alias of ICC_CTLR_EL3.ExtRange.
Range Selector Support. Possible values are:
| RSS | Meaning |
|---|---|
| 0b0 |
Targeted SGIs with affinity level 0 values of 0 - 15 are supported. |
| 0b1 |
Targeted SGIs with affinity level 0 values of 0 - 255 are supported. |
This bit is read-only.
Reserved, RES0.
Affinity 3 Valid. Read-only and writes are ignored. Possible values are:
| A3V | Meaning |
|---|---|
| 0b0 |
The CPU interface logic only supports zero values of Affinity 3 in SGI generation System registers. |
| 0b1 |
The CPU interface logic supports nonzero values of Affinity 3 in SGI generation System registers. |
If EL3 is implemented and using AArch32, this bit is an alias of ICC_MCTLR.A3V.
If EL3 is implemented and using AArch64, this bit is an alias of ICC_CTLR_EL3.A3V.
SEI Support. Read-only and writes are ignored. Indicates whether the CPU interface supports local generation of SEIs:
| SEIS | Meaning |
|---|---|
| 0b0 |
The CPU interface logic does not support local generation of SEIs. |
| 0b1 |
The CPU interface logic supports local generation of SEIs. |
If EL3 is implemented and using AArch32, this bit is an alias of ICC_MCTLR.SEIS.
If EL3 is implemented and using AArch64, this bit is an alias of ICC_CTLR_EL3.SEIS.
Identifier bits. Read-only and writes are ignored. The number of physical interrupt identifier bits supported:
| IDbits | Meaning |
|---|---|
| 0b000 |
16 bits. |
| 0b001 |
24 bits. |
All other values are reserved.
If EL3 is implemented and using AArch32, this field is an alias of ICC_MCTLR.IDbits.
If EL3 is implemented and using AArch64, this field is an alias of ICC_CTLR_EL3.IDbits.
Priority bits. Read-only and writes are ignored. The number of priority bits implemented, minus one.
An implementation that supports two Security states must implement at least 32 levels of physical priority (5 priority bits).
An implementation that supports only a single Security state must implement at least 16 levels of physical priority (4 priority bits).
This field always returns the number of priority bits implemented, regardless of the Security state of the access or the value of GICD_CTLR.DS.
The division between group priority and subpriority is defined in the binary point registers ICC_BPR0 and ICC_BPR1.
If EL3 is implemented and using AArch32, physical accesses return the value from ICC_MCTLR.PRIbits.
If EL3 is implemented and using AArch64, physical accesses return the value from ICC_CTLR_EL3.PRIbits.
If EL3 is not implemented, physical accesses return the value from this field.
Reserved, RES0.
Priority Mask Hint Enable. Controls whether the priority mask register is used as a hint for interrupt distribution:
| PMHE | Meaning |
|---|---|
| 0b0 |
Disables use of ICC_PMR as a hint for interrupt distribution. |
| 0b1 |
Enables use of ICC_PMR as a hint for interrupt distribution. |
If EL3 is implemented:
If EL3 is not implemented, it is IMPLEMENTATION DEFINED whether this bit is read-only or read/write:
Reserved, RES0.
EOI mode for the current Security state. Controls whether a write to an End of Interrupt register also deactivates the interrupt:
| EOImode | Meaning |
|---|---|
| 0b0 |
ICC_EOIR0 and ICC_EOIR1 provide both priority drop and interrupt deactivation functionality. Accesses to ICC_DIR are UNPREDICTABLE. |
| 0b1 |
ICC_EOIR0 and ICC_EOIR1 provide priority drop functionality only. ICC_DIR provides interrupt deactivation functionality. |
If EL3 is implemented:
If EL3 is not implemented, it is IMPLEMENTATION DEFINED whether this bit is read-only or read/write:
Common Binary Point Register. Controls whether the same register is used for interrupt preemption of both Group 0 and Group 1 interrupts:
| CBPR | Meaning |
|---|---|
| 0b0 | ICC_BPR0 determines the preemption group for Group 0 interrupts only. ICC_BPR1 determines the preemption group for Group 1 interrupts. |
| 0b1 |
ICC_BPR0 determines the preemption group for both Group 0 and Group 1 interrupts. |
If EL3 is implemented:
If EL3 is not implemented, it is IMPLEMENTATION DEFINED whether this bit is read-only or read/write:
Accesses to this register use the following encodings in the System register encoding space:
| coproc | opc1 | CRn | CRm | opc2 |
|---|---|---|---|---|
| 0b1111 | 0b000 | 0b1100 | 0b1100 | 0b100 |
if PSTATE.EL == EL0 then UNDEFINED; elsif PSTATE.EL == EL1 then if HaveEL(EL3) && EL3SDDUndefPriority() && !ELUsingAArch32(EL3) && SCR_EL3.<IRQ,FIQ> == '11' then UNDEFINED; elsif HaveEL(EL3) && EL3SDDUndefPriority() && ELUsingAArch32(EL3) && PSTATE.M != M32_Monitor && SCR.<IRQ,FIQ> == '11' then UNDEFINED; elsif EL2Enabled() && !ELUsingAArch32(EL2) && HSTR_EL2.T12 == '1' then AArch64.AArch32SystemAccessTrap(EL2, 0x03); elsif EL2Enabled() && ELUsingAArch32(EL2) && HSTR.T12 == '1' then AArch32.TakeHypTrapException(0x03); elsif ICC_SRE.SRE == '0' then UNDEFINED; elsif EL2Enabled() && !ELUsingAArch32(EL2) && ICH_HCR_EL2.TC == '1' then AArch64.AArch32SystemAccessTrap(EL2, 0x03); elsif EL2Enabled() && ELUsingAArch32(EL2) && ICH_HCR.TC == '1' then AArch32.TakeHypTrapException(0x03); elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.FMO == '1' then R[t] = ICV_CTLR; elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.IMO == '1' then R[t] = ICV_CTLR; elsif EL2Enabled() && ELUsingAArch32(EL2) && HCR.FMO == '1' then R[t] = ICV_CTLR; elsif EL2Enabled() && ELUsingAArch32(EL2) && HCR.IMO == '1' then R[t] = ICV_CTLR; elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && SCR_EL3.<IRQ,FIQ> == '11' then if EL3SDDUndef() then UNDEFINED; else AArch64.AArch32SystemAccessTrap(EL3, 0x03); elsif HaveEL(EL3) && ELUsingAArch32(EL3) && PSTATE.M != M32_Monitor && SCR.<IRQ,FIQ> == '11' then if EL3SDDUndef() then UNDEFINED; else AArch32.TakeMonitorTrapException(); elsif HaveEL(EL3) then R[t] = ICC_CTLR_NS; else R[t] = ICC_CTLR; elsif PSTATE.EL == EL2 then if HaveEL(EL3) && EL3SDDUndefPriority() && !ELUsingAArch32(EL3) && SCR_EL3.<IRQ,FIQ> == '11' then UNDEFINED; elsif HaveEL(EL3) && EL3SDDUndefPriority() && ELUsingAArch32(EL3) && SCR.<IRQ,FIQ> == '11' then UNDEFINED; elsif ICC_HSRE.SRE == '0' then UNDEFINED; elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && SCR_EL3.<IRQ,FIQ> == '11' then if EL3SDDUndef() then UNDEFINED; else AArch64.AArch32SystemAccessTrap(EL3, 0x03); elsif HaveEL(EL3) && ELUsingAArch32(EL3) && SCR.<IRQ,FIQ> == '11' then if EL3SDDUndef() then UNDEFINED; else AArch32.TakeMonitorTrapException(); elsif HaveEL(EL3) then R[t] = ICC_CTLR_NS; else R[t] = ICC_CTLR; elsif PSTATE.EL == EL3 then if ICC_MSRE.SRE == '0' then UNDEFINED; else if SCR.NS == '0' then R[t] = ICC_CTLR_S; else R[t] = ICC_CTLR_NS;
| coproc | opc1 | CRn | CRm | opc2 |
|---|---|---|---|---|
| 0b1111 | 0b000 | 0b1100 | 0b1100 | 0b100 |
if PSTATE.EL == EL0 then UNDEFINED; elsif PSTATE.EL == EL1 then if HaveEL(EL3) && EL3SDDUndefPriority() && !ELUsingAArch32(EL3) && SCR_EL3.<IRQ,FIQ> == '11' then UNDEFINED; elsif HaveEL(EL3) && EL3SDDUndefPriority() && ELUsingAArch32(EL3) && PSTATE.M != M32_Monitor && SCR.<IRQ,FIQ> == '11' then UNDEFINED; elsif EL2Enabled() && !ELUsingAArch32(EL2) && HSTR_EL2.T12 == '1' then AArch64.AArch32SystemAccessTrap(EL2, 0x03); elsif EL2Enabled() && ELUsingAArch32(EL2) && HSTR.T12 == '1' then AArch32.TakeHypTrapException(0x03); elsif ICC_SRE.SRE == '0' then UNDEFINED; elsif EL2Enabled() && !ELUsingAArch32(EL2) && ICH_HCR_EL2.TC == '1' then AArch64.AArch32SystemAccessTrap(EL2, 0x03); elsif EL2Enabled() && ELUsingAArch32(EL2) && ICH_HCR.TC == '1' then AArch32.TakeHypTrapException(0x03); elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.FMO == '1' then ICV_CTLR = R[t]; elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.IMO == '1' then ICV_CTLR = R[t]; elsif EL2Enabled() && ELUsingAArch32(EL2) && HCR.FMO == '1' then ICV_CTLR = R[t]; elsif EL2Enabled() && ELUsingAArch32(EL2) && HCR.IMO == '1' then ICV_CTLR = R[t]; elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && SCR_EL3.<IRQ,FIQ> == '11' then if EL3SDDUndef() then UNDEFINED; else AArch64.AArch32SystemAccessTrap(EL3, 0x03); elsif HaveEL(EL3) && ELUsingAArch32(EL3) && PSTATE.M != M32_Monitor && SCR.<IRQ,FIQ> == '11' then if EL3SDDUndef() then UNDEFINED; else AArch32.TakeMonitorTrapException(); elsif HaveEL(EL3) then ICC_CTLR_NS = R[t]; else ICC_CTLR = R[t]; elsif PSTATE.EL == EL2 then if HaveEL(EL3) && EL3SDDUndefPriority() && !ELUsingAArch32(EL3) && SCR_EL3.<IRQ,FIQ> == '11' then UNDEFINED; elsif HaveEL(EL3) && EL3SDDUndefPriority() && ELUsingAArch32(EL3) && SCR.<IRQ,FIQ> == '11' then UNDEFINED; elsif ICC_HSRE.SRE == '0' then UNDEFINED; elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && SCR_EL3.<IRQ,FIQ> == '11' then if EL3SDDUndef() then UNDEFINED; else AArch64.AArch32SystemAccessTrap(EL3, 0x03); elsif HaveEL(EL3) && ELUsingAArch32(EL3) && SCR.<IRQ,FIQ> == '11' then if EL3SDDUndef() then UNDEFINED; else AArch32.TakeMonitorTrapException(); elsif HaveEL(EL3) then ICC_CTLR_NS = R[t]; else ICC_CTLR = R[t]; elsif PSTATE.EL == EL3 then if ICC_MSRE.SRE == '0' then UNDEFINED; else if SCR.NS == '0' then ICC_CTLR_S = R[t]; else ICC_CTLR_NS = R[t];
26/03/2024 09:49; 67c0ae5282a7629ba0ea0ba7267b43cd4f7939f6
Copyright © 2010-2024 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.