Branch Record Buffer. For more information, see op0==0b01, cache maintenance, TLB maintenance, and address translation instructions.
This is an alias of SYS. This means:
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | op2 | Rt | ||||||
| L | op1 | CRn | CRm | ||||||||||||||||||||||||||||
BRB <brb_op>
is equivalent to
SYS #1, C7, C2, #<op2>{, <Xt>}
and is the preferred disassembly when SysOp('001', '0111', '0010', op2) == Sys_BRB .
| <brb_op> |
Is a BRB operation name, as listed for the BRB system instruction group,
encoded in
|
The description of SYS gives the operational pseudocode for this instruction.
Internal version only: aarchmrs v2024-03_relA, pseudocode v2024-03_rel, sve v2024-03_rel ; Build timestamp: 2024-03-26T09:45
Copyright © 2010-2024 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.