Bitwise inclusive OR (vector, immediate). This instruction reads each vector element from the destination SIMD&FP register, performs a bitwise OR between each result and an immediate constant, places the result into a vector, and writes the vector to the destination SIMD&FP register.
Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
0 | Q | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | a | b | c | x | x | x | 1 | 0 | 1 | d | e | f | g | h | Rd | ||||
op | cmode | o2 |
integer rd = UInt(Rd); constant integer datasize = 64 << UInt(Q); bits(datasize) imm; bits(64) imm64; ImmediateOp operation; case cmode:op of when '0xx00' operation = ImmediateOp_MOVI; when '0xx10' operation = ImmediateOp_ORR; when '10x00' operation = ImmediateOp_MOVI; when '10x10' operation = ImmediateOp_ORR; when '110x0' operation = ImmediateOp_MOVI; when '1110x' operation = ImmediateOp_MOVI; when '11110' operation = ImmediateOp_MOVI; imm64 = AdvSIMDExpandImm(op, cmode, a:b:c:d:e:f:g:h); imm = Replicate(imm64, datasize DIV 64);
<Vd> |
Is the name of the SIMD&FP register, encoded in the "Rd" field. |
<T> |
For the 16-bit variant: is an arrangement specifier,
encoded in
| ||||||
For the 32-bit variant: is an arrangement specifier,
encoded in
|
<imm8> |
Is an 8-bit immediate encoded in "a:b:c:d:e:f:g:h". |
CheckFPAdvSIMDEnabled64(); bits(datasize) operand; bits(datasize) result; case operation of when ImmediateOp_MOVI result = imm; when ImmediateOp_MVNI result = NOT(imm); when ImmediateOp_ORR operand = V[rd, datasize]; result = operand OR imm; when ImmediateOp_BIC operand = V[rd, datasize]; result = operand AND NOT(imm); V[rd, datasize] = result;
If PSTATE.DIT is 1:
Internal version only: aarchmrs v2024-03_relA, pseudocode v2024-03_rel, sve v2024-03_rel ; Build timestamp: 2024-03-26T09:45
Copyright © 2010-2024 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.