Reverse bytes in 32-bit words reverses the byte order in each 32-bit word of a register.
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | Rn | Rd | ||||||||
| sf | S | opcode2 | opc | ||||||||||||||||||||||||||||
if opc == '11' && sf == '0' then UNDEFINED; integer d = UInt(Rd); integer n = UInt(Rn); constant integer datasize = 32 << UInt(sf); constant integer container_size = 8 << UInt(opc);
| <Xd> |
Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field. |
| <Xn> |
Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field. |
bits(datasize) operand = X[n, datasize]; bits(datasize) result; constant integer containers = datasize DIV container_size; for c = 0 to containers-1 bits(container_size) container = Elem[operand, c, container_size]; Elem[result, c, container_size] = Reverse(container, 8); X[d, datasize] = result;
If PSTATE.DIT is 1:
Internal version only: aarchmrs v2024-03_relA, pseudocode v2024-03_rel, sve v2024-03_rel ; Build timestamp: 2024-03-26T09:45
Copyright © 2010-2024 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.