SHA1SU1

SHA1 schedule update 1.

Advanced SIMD
(FEAT_SHA1)

313029282726252423222120191817161514131211109876543210
0101111000101000000110RnRd
sizeopcode

SHA1SU1 <Vd>.4S, <Vn>.4S

integer d = UInt(Rd); integer n = UInt(Rn); if !IsFeatureImplemented(FEAT_SHA1) then UNDEFINED;

Assembler Symbols

<Vd>

Is the name of the SIMD&FP source and destination register, encoded in the "Rd" field.

<Vn>

Is the name of the second SIMD&FP source register, encoded in the "Rn" field.

Operation

AArch64.CheckFPAdvSIMDEnabled(); bits(128) operand1 = V[d, 128]; bits(128) operand2 = V[n, 128]; bits(128) result; bits(128) T = operand1 EOR LSR(operand2, 32); result<31:0> = ROL(T<31:0>, 1); result<63:32> = ROL(T<63:32>, 1); result<95:64> = ROL(T<95:64>, 1); result<127:96> = ROL(T<127:96>, 1) EOR ROL(T<31:0>, 2); V[d, 128] = result;

Operational information

If PSTATE.DIT is 1:


Internal version only: aarchmrs v2024-03_relA, pseudocode v2024-03_rel, sve v2024-03_rel ; Build timestamp: 2024-03-26T09:45

Copyright © 2010-2024 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.