ZERO (table)

Zero ZT0

Zero all bytes of the ZT0 register.

This instruction does not require the PE to be in Streaming SVE mode, and it is expected that this instruction will not experience a significant slowdown due to contention with other PEs that are executing in Streaming SVE mode.

SME2
(FEAT_SME2)

313029282726252423222120191817161514131211109876543210
11000000010010000000000000000001

ZERO { ZT0 }

if !IsFeatureImplemented(FEAT_SME2) then UNDEFINED;

Operation

CheckSMEEnabled(); CheckSMEZT0Enabled(); if IsFeatureImplemented(FEAT_TME) && TSTATE.depth > 0 then FailTransaction(TMFailure_ERR, FALSE); ZT0[512] = Zeros(512);

Operational information

If PSTATE.DIT is 1:


Internal version only: aarchmrs v2024-03_relA, pseudocode v2024-03_rel, sve v2024-03_rel ; Build timestamp: 2024-03-26T09:45

Copyright © 2010-2024 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.